Thursday, February 19, 2009

Related Interview Questions---------12

Which interrupt is not level-sensitive in 8085?
Posted in Microprocessors Interview Questions
RST 7.5 is a raising edge-triggering interrupt.

Post Your Answer! Send This to a Friend

← What are level-triggering interrupt? What are Software interrupts? →

Related Interview Questions
What are level-triggering interrupt? 10.01.09
RST 6.5 & RST 5.5 are level-triggering interrupts....
While handling the interrupt instructions in 8086, What are the internal operations may be carried out by the stack? 14.11.08
(i)SP =SP-2 , stack ß Push flag reg. Contents, IF =0 , TF =0 (ii) SP=SP-2, Stackß CS Reg. Contents, Address of Interrupt pointer = Interrupt type * 4 ,...
Compare the 8 bit microprocessors 8080A and 8085. 14.11.08
8080A is the predecessor of 8085. 8085 has the instruction set of 8080A plus some additional ones. Program written for 8080A will be executed by 8085. 8085 and...
What are the limitations of 8085 MPU? 14.11.08
(i) The lower order address bus of the 8085 microprocessor is multiplexed (time shared) with the data bus. The buses need to be demultiplexed. (ii) Appropr...
Write about RST pins in 8085? 14.11.08
In 8085 ,three RST pins are available, such as RST 7.5 ,RST 6.5 , RST 5.5 RST represents Restart Interrupts. These are vectored interrupts that transfer the...
What is SIM and RIM instructions? 10.11.08
SIM is Set Interrupt Mask. Used to mask the hardware interrupts. RIM is Read Interrupt Mask. Used to check whether the interrupt is Masked or not....
What are I/O Interrupts? 15.06.06
I/O Interrupt °An I/O interrupt is just like the exceptions except: • An I/O interrupt is asynchronous • Further information needs to be conveyed °A...
What is SIM and RIM instructions? 26.03.06
SIM is Set Interrupt Mask. Used to mask the hardware interrupts. RIM is Read Interrupt Mask. Used to check whether the interrupt is Masked or not....
What are level-triggering interrupt? 17.03.06
RST 6.5 & RST 5.5 are level-triggering interrupts....
Which interrupt is not level-sensitive in 8085? 17.03.06
RST 7.5 is a raising edge-triggering interrupt....

No comments: