Related Interview Questions-------13

What are level-triggering interrupt?
Posted in Microprocessors Interview Questions
RST 6.5 & RST 5.5 are level-triggering interrupts.

Post Your Answer! Send This to a Friend

← What is the RST for the TRAP? Which interrupt is not level-sensitive in 8085?

Related Interview Questions
Which interrupt is not level-sensitive in 8085? 10.01.09
RST 7.5 is a raising edge-triggering interrupt....
While handling the interrupt instructions in 8086, What are the internal operations may be carried out by the stack? 14.11.08
(i)SP =SP-2 , stack ß Push flag reg. Contents, IF =0 , TF =0 (ii) SP=SP-2, Stackß CS Reg. Contents, Address of Interrupt pointer = Interrupt type * 4 ,...
What is the Role of the JMS Provider? 12.11.08
A The JMS provider handles security of the messages, data conversion and the client triggering. The JMS provider specifies the level of encryption and the secur...
What is SIM and RIM instructions? 10.11.08
SIM is Set Interrupt Mask. Used to mask the hardware interrupts. RIM is Read Interrupt Mask. Used to check whether the interrupt is Masked or not....
interrupt “trap” what is this trap ? 19.08.08
There are two hinderances to a process. Interrupt and trap. Interrupt is when the process needs some I/O services whereas trap occurs due to some fault or exce...
What is the Role of the JMS Provider? 16.10.06
The JMS provider handles security of the messages, data conversion and the client triggering. The JMS provider specifies the level of encryption and the securit...
What are I/O Interrupts? 15.06.06
I/O Interrupt °An I/O interrupt is just like the exceptions except: • An I/O interrupt is asynchronous • Further information needs to be conveyed °A...
What is SIM and RIM instructions? 26.03.06
SIM is Set Interrupt Mask. Used to mask the hardware interrupts. RIM is Read Interrupt Mask. Used to check whether the interrupt is Masked or not....
What are level-triggering interrupt? 17.03.06
RST 6.5 & RST 5.5 are level-triggering interrupts....
Which interrupt is not level-sensitive in 8085? 17.03.06
RST 7.5 is a raising edge-triggering interrup